Regviz

Microchip Technology /ATSAML22J17A /PORT /WRCONFIG1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WRCONFIG1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML22J17A/PORT/WRCONFIG1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PINMASK0 (PMUXEN)PMUXEN 0 (INEN)INEN 0 (PULLEN)PULLEN 0 (DRVSTR)DRVSTR 0PMUX0 (WRPMUX)WRPMUX 0 (WRPINCFG)WRPINCFG 0 (HWSEL)HWSEL

Description

Write Configuration

Fields

PINMASK

Pin Mask for Multiple Pin Configuration
PMUXEN

Select Peripheral Multiplexer
INEN

Input Enable
PULLEN

Pull Enable
DRVSTR

Output Driver Strength Selection
PMUX

Peripheral Multiplexing Template
WRPMUX

Write PMUX Registers
WRPINCFG

Write PINCFG Registers
HWSEL

Half-Word Select

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data